IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Chidambarrao Dureseti, et. al.

Group Art Unit: 2814

Examiner: Pham, Long

Filed: September 9, 2003

Serial No.: 10/605,108 yet

METHOD FOR REDUCED N+ DIFFUSION IN STRAINED SI ON SIGE

SUBSTRATE

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT **UNDER 37 C.F.R. 1.56**

Sir:

Under provisions of 37 C.F.R. 1.97 through 1.99 and pursuant to applicant's duty of disclosure under 37 C.F.R. 1.56, applicants respectfully bring the documents listed on the attached Form PTO-1449 to the attention of the Examiner in charge of the above-identified application. A copy of the cited documents is enclosed for the convenience of the Examiner.

This citation does not constitute an admission that the cited references are relevant or material to the claims nor should it be construed as a representation that no other art than that identified exists. They are merely cited as constituting related art of which the applicant is aware.

It is respectfully requested that these documents be considered by the Examiner and formally made of record in this application.

Please charge any deficiencies in payment and credit any overpayments to International Business Machines Corporation's deposit account no. 09-0458.

Respectfully submitted,

Andrew M. Calderon

Reg. No. 38,093

McGuireWoods LLP 1750 Tysons Boulevard, Suite 1800 McLean, VA 22102 (703)712-5000

Form PTO-1449 (Modified) LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary) Page 1 of 1						Serial No.: 10/605,108		
			Applicant: Dureseti Chidambarrao, et al.					
						Group: 2814		
REFERENCE DES	IGNATION	U.S. P	ATENT 1	DOCUMENTS		•		
EXAMINERS DOCUMENT NUMBER		DATE	NAME		CLASS	SUBCLASS	FILING DATE (IF APPRO.)	
OIPE								
MAR 1 0 2004	,	FOREIGN	PATEN	T DOCUMENTS				
i, ator	DOCUMENT NUMBER DATE		E	COUNTRY		SUBCLASS	TRANSLATIO	
TRADENT								
	OTHER AR	T (Including	Author,	 Title, Date, Pertinent	Pages, etc.)	İ		
	Kern Rim, et al., "Trans International Electron D	conductance evices Meeti	Enhance ng, 26, 8	ement in Deep Subm B, 1, IEEE, Septembe	nicron Straine er 1998.		•	
	Kern Rim, et al., "Chara Symposium On VLSI Te					i N- and PMO	SFETs"	2002
	Gregory Scott, et al., "N Induced Stress", Interna	MOS Drive (Current R	Reduction Caused by	Transistor La	ayout and Tren	nch Isola	ition
	F. Ootsuka, et al., "A Hi	ghly Dense,	High-Per	formance 130nm no	de CMOS Te	chnology for L		ale
	System-on-a-Chip Appl Shinya Ito, et al., "Mech							· · · · · · · · · · · · · · · · · · ·
	Transistor Design", Inte	rnational Ele	ctron De	vices Meeting, 10.7.	1, IEEE, April	2000.		
	A. Shimizu, et al., "Loca Enhancement", Internat	ional Electro	n Device	s Meeting, IEEE, Ma	rch 2001.	•		
	K. Ota, et al., "Novel Lo Electron Devices Meeting				Performance	e 55nm CMOS	i", Intern	ationa
EXAMINER			DATE CONSIDERED					